Crosstalk-Aware Domino-Logic Synthesis
نویسندگان
چکیده
منابع مشابه
Path Delay Test Generation for Domino Logic Circuits in the Presence of Crosstalk
A technique to derive test vectors that exercise the worstcase delay effects in a domino circuit in the presence of crosstalk is described. A model for characterizing the delay of a domino gate in the presence of crosstalk is developed and exploited by a new efficient timing analysis algorithm. The algorithm uses a single, breadth-first traversal to compute delays in the presence of crosstalk. ...
متن کاملDOMINO Noise Model: A New Crosstalk Noise Model for Dynamic Logic Circuits
DOMINO gates are more vulnerable to crosstalk-induced functional failures compared to static CMOS gates. Previously developed noise models generate pessimistic noise analysis because the effect of keeper in DOMINO is not properly incorporated. In this paper, a new crosstalk noise model is proposed for DOMINO logic gates. Our noise model takes the effect of keeper into account and provides more ...
متن کاملStructure-Aware Functional Decomposition in Logic Synthesis
Using a very general symbolic decomposition template for logic synthesis we show how functional structure can be reflected in implementation structure. This link is established by inferring appropriate libraryaware decomposition patterns from a function structure. In particular, for functions that are symmetric in some inputs, we derive a set of fan-in-bounded cell libraries that guarantee a re...
متن کاملRobustness aware high performance high fan - in domino OR logic design ∗
A novel technique using a keeper with a simultaneous low supply voltage and low body voltage is proposed to improve the overall performance of high fan-in OR gates without modifying the physical dimensions of the keeper. Simulation results of a 16-input domino OR gate using 45 nm CMOS technology show that the proposed technique could trade off between a high power/speed efficient operation and ...
متن کاملAn optimization method for NBTI-aware design of domino logic circuits in nano-scale CMOS
In this paper, the impact of negative bias temperature instability (NBTI) on dynamic logic circuits is analyzed and a design technique for a wide fan-in domino gate based on Genetic Algorithm (GA) optimization is proposed. In this technique, the degraded delay due to NBTI during the lifetime of the circuit is minimized subject to the constraints on area, power consumption and unity noise gain (...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2007
ISSN: 0278-0070
DOI: 10.1109/tcad.2006.885740